Field Programmable Gate Array (FPGA) with 60,440 logic cells and 334 user I/Os, built on 90nm process technology. Features 2484.6 Kbit of RAM, 144 dedicated 18x18 multipliers, and 36 dedicated DSP blocks. Supports DDR SDRAM, DDR2 SDRAM, RLDRAM II, and QDRII+ SRAM external memory interfaces. Operates within a 0°C to 85°C temperature range. Packaged in a 484-pin FC-FBGA (Flip Chip Fine Pitch Ball Grid Array) for surface mounting.
Sign in to ask questions about the Intel EP2S60F484C3NES datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
Intel EP2S60F484C3NES technical specifications.
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | FC-FBGA |
| Package Description | Flip Chip Fine Pitch Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 484 |
| PCB | 484 |
| Package Length (mm) | 23 |
| Package Width (mm) | 23 |
| Package Height (mm) | 3(Max) |
| Seated Plane Height (mm) | 3.5(Max) |
| Pin Pitch (mm) | 1 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | MS-034AAJ-1 |
| Family Name | Stratix® II |
| Maximum Number of User I/Os | 334 |
| RAM Bits | 2484.6Kbit |
| Device Logic Cells | 60440 |
| Process Technology | 90nm |
| Number of Multipliers | 144 (18x18) |
| Programmability | No |
| Program Memory Type | SRAM |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 85°C |
| Dedicated DSP | 36 |
| Speed Grade | 3 |
| Differential I/O Standards Supported | LVPECL|LVDS |
| Single-Ended I/O Standards Supported | LVTTL|CMOS|SSTL|HSTL |
| External Memory Interface | DDR SDRAM|DDR2 SDRAM|RLDRAM II|QDRII+SRAM |
| Device Number of DLLs/PLLs | 12 |
| Supported IP Core | Viterbi Compiler, High-Speed Parallel Decoder|RapidIO to AXI Bridge Controller (RAB)|PowerPC/SH/1960 System Controller|32/64-bit PCI-X bus Master/Target interface Core, 66/100/133Mhz |
| Supported IP Core Manufacture | Altera/CAST, Inc/Barco Silex/Mobiveil, Inc/Eureka Technology Inc/PLDA |
| Total Number of Block RAM | 2+255+329 |
| Cage Code | 4BA62 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | 3A991.d |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU |
Download the complete datasheet for Intel EP2S60F484C3NES to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
