
Field-Programmable Gate Array (FPGA) with 150,848 logic cells and 320 18x18 multipliers. Features 5,994 Kbit of RAM, 4 DLLs/PLLs, and supports up to 210 user I/Os. Operates at 402MHz using 65nm process technology and 1.2V. Packaged in a 484-pin FBGA (23x23x1.5mm) for surface mounting. Supports DDR2 SDRAM and QDRII+ SRAM external memory interfaces.
Intel EP3CLS150F484C8N technical specifications.
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | FBGA |
| Package Description | Fine Pitch Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 484 |
| PCB | 484 |
| Package Length (mm) | 23 |
| Package Width (mm) | 23 |
| Package Height (mm) | 1.5 |
| Seated Plane Height (mm) | 2 |
| Pin Pitch (mm) | 1 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | MS-034AAJ-1 |
| Family Name | Cyclone® III LS |
| Maximum Number of User I/Os | 210 |
| RAM Bits | 5994Kbit |
| Device Logic Cells | 150848 |
| Process Technology | 65nm |
| Number of Multipliers | 320 (18x18) |
| Programmability | No |
| Program Memory Type | SRAM |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 85°C |
| Speed Grade | 8 |
| Differential I/O Standards Supported | LVPECL|LVDS|HSTL-18|HSTL-15|HSTL-12|SSTL-2|SSTL-18|RSDS |
| Single-Ended I/O Standards Supported | LVTTL|LVCMOS|PCI|PCI-X|SSTL|HSTL |
| External Memory Interface | DDR2 SDRAM|QDRII+SRAM |
| Device Number of DLLs/PLLs | 4 |
| Supported IP Core | Viterbi Compiler, Low-Speed/Hybrid Serial Decoder|Public Key Crypto Engine (BA414E)| 32|64-bit PCI-X bus Master/Target interface Core, 66/100/133Mhz |
| Supported IP Core Manufacture | Altera/CAST, Inc/Barco Silex/PLDA |
| Total Number of Block RAM | 666 |
| Cage Code | 4BA62 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | 3A991 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU |
Download the complete datasheet for Intel EP3CLS150F484C8N to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.