
Field Programmable Gate Array (FPGA) with 70,208 logic cells and 200 embedded 18x18 multipliers. Features 2997 Kbit of RAM bits and 333 total block RAM. Operates at a maximum frequency of 402MHz using 65nm process technology and a 1.2V supply voltage. Supports up to 278 user I/Os with extensive single-ended and differential I/O standards, including LVTTL, LVCMOS, LVPECL, and LVDS. Offers external memory interface compatibility with DDR2 SDRAM and QDRII+ SRAM, and includes 4 DLLs/PLLs. Packaged in a 484-pin Fine Pitch Ball Grid Array (FBGA) for surface mounting.
Checking distributor stock and pricing after the page loads.
Sign in to ask questions about the Intel EP3CLS70F484C8N datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | FBGA |
| Package Description | Fine Pitch Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 484 |
| PCB | 484 |
| Package Length (mm) | 23 |
| Package Width (mm) | 23 |
| Package Height (mm) | 1.5 |
| Seated Plane Height (mm) | 2 |
| Pin Pitch (mm) | 1 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | MS-034AAJ-1 |
| Family Name | Cyclone® III LS |
| Maximum Number of User I/Os | 278 |
| RAM Bits | 2997Kbit |
| Device Logic Cells | 70208 |
| Process Technology | 65nm |
| Number of Multipliers | 200 (18x18) |
| Programmability | No |
| Program Memory Type | SRAM |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 85°C |
| Speed Grade | 8 |
| Differential I/O Standards Supported | LVPECL|LVDS|HSTL-18|HSTL-15|HSTL-12|SSTL-2|SSTL-18|RSDS |
| Single-Ended I/O Standards Supported | LVTTL|LVCMOS|PCI|PCI-X|SSTL|HSTL |
| External Memory Interface | DDR2 SDRAM|QDRII+SRAM |
| Device Number of DLLs/PLLs | 4 |
| Supported IP Core | Viterbi Compiler, Low-Speed/Hybrid Serial Decoder|Public Key Crypto Engine (BA414E)| 32|64-bit PCI-X bus Master/Target interface Core, 66/100/133Mhz |
| Supported IP Core Manufacture | Altera/CAST, Inc/Barco Silex/PLDA |
| Total Number of Block RAM | 333 |
| Cage Code | 4BA62 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | 3A991 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Download the complete datasheet for Intel EP3CLS70F484C8N to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.