Octal D-type transparent latch IC featuring 8 independent D-type latches, each with non-inverting, 3-state outputs. Operates with a supply voltage range of 1V to 5.5V, with a typical 3.3V operating voltage. Offers a high level output current of -16mA and a low level output current of 16mA. Designed for surface mounting in a 20-pin TSSOP package, with a maximum operating temperature of 125°C and a minimum of -40°C. Features a propagation delay of 10ns and a turn-on delay time of 20ns.
PackageTSSOP
MountingSurface Mount
PolarityNon-Inverting
Quick Jump:
Technical Specifications
NXP 74LV373PW112 technical specifications.
General
| Package/Case | TSSOP |
| High Level Output Current | -16mA |
| Independent Circuits | 1 |
| Logic Function | D-Type, Latch |
| Low Level Output Current | 16mA |
| Max Operating Temperature | 125°C |
| Min Operating Temperature | -40°C |
| Max Supply Voltage | 5.5V |
| Min Supply Voltage | 1V |
| Mount | Surface Mount |
| Number of Bits | 8 |
| Number of Circuits | 8 |
| Number of Elements | 1 |
| Number of Input Lines | 8 |
| Number of Output Lines | 8 |
| Operating Supply Voltage | 3.3V |
| Output Type | 3-STATE |
| Package Quantity | 75 |
| Packaging | Rail/Tube |
| Polarity | Non-Inverting |
| Propagation Delay | 10ns |
| Radiation Hardening | No |
| Series | 74LV |
| Technology | CMOS |
| Turn-On Delay Time | 20ns |
Compliance
| RoHS | Compliant |
Datasheet
NXP 74LV373PW112 Datasheet
Download the complete datasheet for NXP 74LV373PW112 to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.