32-bit ARM Cortex-M3 RISC microcontroller featuring a 72 MHz maximum clock rate. This MCU offers 16KB of Flash program memory and 4KB of RAM. It includes 28 programmable I/Os, four timers, and interfaces for I2C, SPI, UART, and USB. Packaged in a 33-pin HVQFN EP (7x7x0.83mm) for surface mounting, it operates from a 3.3V supply with a maximum voltage of 3.6V and supports 8 ADC channels.
Checking distributor stock and pricing after the page loads.
Sign in to ask questions about the NXP LPC1342FHN33,551 datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
NXP LPC1342FHN33,551 technical specifications.
| Package/Case | HVQFN EP |
| Pin Count | 33 |
| PCB | 33 |
| Package Length (mm) | 7 |
| Package Width (mm) | 7 |
| Package Height (mm) | 0.83 |
| Mounting | Surface Mount |
| Family Name | LPC1300 |
| Data Bus Width | 32bit |
| Instruction Set Architecture | RISC |
| Maximum Clock Rate | 72MHz |
| Maximum CPU Frequency | 72MHz |
| Device Core | ARM Cortex M3 |
| Program Memory Type | Flash |
| Program Memory Size | 16KB |
| RAM Size | 4KB |
| Number of Programmable I/Os | 28 |
| Core Architecture | ARM |
| Programmability | Yes |
| Number of Timers | 4 |
| Interface Type | I2C/SPI/UART/USB |
| CAN | 0 |
| I2C | 1 |
| SPI | 1 |
| Ethernet | 0 |
| UART | 1 |
| USART | 0 |
| USB | 1 |
| I2S | 0 |
| Max Operating Supply Voltage | 3.6V |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 85°C |
| ADC Channels | 8 |
| Number of ADCs | Single |
| Cage Code | H1R01 |
| EU RoHS | Yes |
| HTS Code | 8542310001 |
| Schedule B | 8542310000 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Download the complete datasheet for NXP LPC1342FHN33,551 to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.