Mixed-signal microcontroller integrates an Arm Cortex-M33 core running up to 240 MHz with DSP, FPU, MPU, and math acceleration. The device provides 512 KB flash, 128 KB SRAM, 86 GPIO pins, four 16-bit ADC modules, a 12-bit DAC, three comparators, and four op amps in a 100-pin LQFP package. Connectivity includes six LPUART, two LPSPI, four LPI2C, and one CAN FD interface, with motor-control peripherals including two FlexPWM modules and two quadrature decoders. It operates from 1.71 V to 3.6 V over a -40 °C to 125 °C temperature range.
Checking distributor stock and pricing after the page loads.
Sign in to ask questions about the NXP MCXA355VLL datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
| Core | Arm Cortex-M33 with FPU, DSP, and MPU |
| Core clock frequency | 240MHz |
| CoreMark performance | 984CoreMark |
| Flash memory | 512KB |
| SRAM | 128KB |
| GPIO | 86pins |
| Package | 100-pin LQFP |
| Package dimensions | 14 x 14 x 1.4mm |
| Operating voltage | 1.71 to 3.6V |
| Operating temperature | -40 to 125°C |
| ADC modules | 4 x 16-bit ADC |
| ADC sample rate | 3.2 at 16-bit, 4 at 12-bitMsps |
| ADC input channels | 64channels |
| DAC | 1 x 12-bit DAC up to 1 Msps |
| Comparators | 3 high-speed comparators |
| Operational amplifiers | 4 op amps without PGA |
| UART interfaces | 6 x LPUART |
| SPI interfaces | 2 x LPSPI |
| I2C interfaces | 4 x LPI2C |
| CAN interfaces | 1 x CAN FD |
| Motor PWM modules | 2 x FlexPWM |
| Quadrature decoder modules | 2 x eQDC |
Download the complete datasheet for NXP MCXA355VLL to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
These are design resources that include the NXP MCXA355VLL
Technical reference manual for NXP MCX A series microcontrollers, featuring the Arm Cortex-M33 core, memory architecture, peripheral configuration, and system control.
