Secure 32-bit microcontroller family devices use Arm Cortex-M33 processing up to 150 MHz with TrustZone, an FPU, an MPU, and a second Cortex-M33 coprocessor. On-chip memory reaches 640 KB of flash and 320 KB of SRAM, with hardware security blocks including AES-256, SHA2, PUF, RNG, PRINCE encryption, CASPER, and PowerQuad acceleration. Integrated interfaces include USB 2.0 high-speed and full-speed host/device controllers, up to nine Flexcomm serial peripherals, SDIO, GPIO, DMA, timers, and a 16-bit ADC up to 1.0 Msamples/s. Devices operate from a 1.8 V to 3.6 V single supply across a -40 °C to +105 °C temperature range and are available in HLQFP100, VFBGA98, and HTQFP64 packages.
Checking distributor stock and pricing after the page loads.
Sign in to ask questions about the NXP LPC55S69 datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
| Core | Arm Cortex-M33 |
| CPU frequency | 150 maxMHz |
| Coprocessor | Arm Cortex-M33 up to 150 MHz |
| Flash memory | 640 maxKB |
| SRAM | 320 maxKB |
| Supply voltage | 1.8 to 3.6V |
| Operating temperature | -40 to 105°C |
| ADC resolution | 16bit |
| ADC sample rate | 1.0 maxMsamples/s |
| Flexcomm serial interfaces | Up to 9 USART/SPI/I2C/I2S selectable peripherals |
| USB interfaces | USB 2.0 high-speed host/device and USB 2.0 full-speed host/device |
| GPIO pins | Up to 64 |
| DMA channels | DMA0 23 channels, DMA1 10 channels |
| General-purpose timers | Five 32-bit asynchronous timers/counters |
| Security features | TrustZone, AES-256, SHA2, PUF, RNG, PRINCE, secure GPIO |
| Packages | HLQFP100, VFBGA98, HTQFP64 |
Download the complete datasheet for NXP LPC55S69 to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
These are design resources that include the NXP LPC55S69
RF system evaluation report for the FRDM-MCXW71 board, testing Bluetooth LE performance under interference from noise, CW, Bluetooth audio, and Wi-Fi signals.
Implementation guide for a dual-image secondary bootloader on NXP LPC55xx MCUs to ensure reliable firmware updates using MCUBOOT protocol and UART communication.
Guide for implementing multiple USB Virtual COM ports on NXP LPC54018 and LPC5500 MCUs using FS and HS USB controllers simultaneously to support up to four VCOMs.
This application note explains how to use the Debug Authentication Protocol (DAP) on LPC55Sxx MCUs to securely authenticate debuggers using RSA-based cryptographic keys.
User guide for the NXP IEC60730B safety library supporting Arm Cortex-M33 MCUs, including LPC55Sxx and MIMXRT118x, for compliance with IEC 60730 and UL 60730 standards.
User guide for implementing the IEC60730B Safety library on NXP LPC55Sxx MCUs, covering hardware setup and safety test implementation for LPCXpresso development boards.
User manual for NXP GUI Guider, an IDE for designing embedded graphic applications using the LVGL library on i.MX RT, LPC, and MCX microcontrollers.
User guide for the NXP IEC60730B safety library supporting LPC55Sxx MCUs, providing self-test functions for IEC 60730, IEC 60335, and UL 60730 compliance.
